A Ring Architecture Strategy for BIST Test Pattern Generation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles Journal of Electronic Testing: : Theory and Applications Year : 2003

A Ring Architecture Strategy for BIST Test Pattern Generation


This paper presents a new effective Built-In Self Test (BIST) scheme that achieves 100% fault coverage with low area overhead, and without any modification of the circuit under test (CUT), i.e., no test point insertion. The set of patterns generated by a pseudo-random pattern generator, e.g. a Linear Feedback Shift Register (LFSR), is transformed into a new set of patterns that provides the desired fault coverage. To transform these patterns, a ring architecture composed by a set of masks is used. During on-chip test pattern generation, each mask is successively selected to map the original pattern sequence into a new test sequence. We describe an efficient algorithm that constructs a ring of masks from the test cubes provided by an automatic test pattern generator (ATPG) tool. Moreover, we show that rings of masks are implemented very easily at low silicon area cost, without requiring any logic synthesis tool; a combinational mapping logic corresponding to the masks is placed between the LFSR and the CUT, together with a looped shift register that acts as a mask selecting circuit. Experimental results are given at the end of the paper, demonstrating the effectiveness of the proposed approach in terms of area overhead, fault coverage and test sequence length. Note that this paper is an extended version of [1].

Dates and versions

lirmm-02273114 , version 1 (28-08-2019)



Christophe Fagot, Olivier Gascuel, Patrick Girard, Christian Landrault. A Ring Architecture Strategy for BIST Test Pattern Generation. Journal of Electronic Testing: : Theory and Applications, 2003, 19 (3), pp.223-231. ⟨10.1023/A:1023788727542⟩. ⟨lirmm-02273114⟩
53 View
0 Download



Gmail Mastodon Facebook X LinkedIn More