Skip to Main content Skip to Navigation

Deliverable D3.1 – Novel memory and communication technologies

Abdoulaye Gamatié 1 Pierre-Yves Péneau 1 Gilles Sassatelli 1 Sophiane Senni 1 Lionel Torres 1 
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Memory and communication are major performance and energy bottlenecks in manycore architectures. They require particular attention during system design in order to maximize the resulting energy-efficiency. This deliverable surveys a number of existing candidate emerging memory and communication technologies envisioned for the compute node architecture targeted by the CONTINUUM project. It first provides an overview of non-volatile memories by discussing in particular magnetic memories and their application in system memory hierarchy so as to improve the overall energy-efficiency. Then, it presents the main concepts related to on-chip communication interconnects, typically networks on chip (NoCs). Such infrastructures are more scalable than buses or crossbars when the considered architectures feature a high number of cores. The energy improvement studied in CONTINUUM relies on the integration of the previous innovative technologies with suitable heterogeneous manycore/multicore architectures.
Complete list of metadata
Contributor : Abdoulaye Gamatié Connect in order to contact the contributor
Submitted on : Friday, March 12, 2021 - 10:36:48 PM
Last modification on : Friday, August 5, 2022 - 3:02:14 PM
Long-term archiving on: : Sunday, June 13, 2021 - 7:30:58 PM


Files produced by the author(s)


  • HAL Id : lirmm-03168312, version 1



Abdoulaye Gamatié, Pierre-Yves Péneau, Gilles Sassatelli, Sophiane Senni, Lionel Torres. Deliverable D3.1 – Novel memory and communication technologies. [Research Report] LIRMM (UM, CNRS). 2016. ⟨lirmm-03168312⟩



Record views


Files downloads