Skip to Main content Skip to Navigation
Preprints, Working Papers, ...

Performance and Energy Impact of Enhanced Cache Replacement Policy on STT-MRAM LLC

Pierre-yves Péneau 1 David Novo 1 Florent Bruguier 1 Lionel Torres 1 Gilles Sassatelli 1 Abdoulaye Gamatié 1 
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Modern architectures adopt large on-chip cache memory hierarchies with more than two levels. While this improves performance, it has a certain cost in area and power consumption. In this paper, we consider an emerging non volatile memory technology, namely the Spin-Transfer Torque Magnetic RAM (STT-MRAM), with a powerful cache replacement policy in order to design an efficient STT-MRAM Last-Level Cache (LLC) in terms of performance and energy. Well-known benefits of STT-MRAM are their near-zero static power and high density compared to volatile memories. Nonetheless, their high write latency may be detrimental to system performance. In order to mitigate this issue, we combine STT-MRAM with a recent cache replacement policy. The benefit of this combination is evaluated through experiments on SPEC CPU2006 benchmark suite, showing performance improvements of up to 10% and 14% compared to SRAM cache with LRU respectively on single and multicore systems. Moreover, the energy consumption is on average decreased by 20% for all platforms.
Complete list of metadata
Contributor : Abdoulaye Gamatié Connect in order to contact the contributor
Submitted on : Saturday, September 11, 2021 - 1:30:29 PM
Last modification on : Tuesday, October 26, 2021 - 1:24:04 PM
Long-term archiving on: : Sunday, December 12, 2021 - 6:11:23 PM


Files produced by the author(s)


  • HAL Id : lirmm-03341604, version 1



Pierre-yves Péneau, David Novo, Florent Bruguier, Lionel Torres, Gilles Sassatelli, et al.. Performance and Energy Impact of Enhanced Cache Replacement Policy on STT-MRAM LLC. 2021. ⟨lirmm-03341604⟩



Record views


Files downloads