HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Journal articles

Secure Triple Track Logic Robustness Against Differential Power and Electromagnetic Analyses

Victor Lomné 1 Amine Dehbaoui 1 Thomas Ordas 1 Philippe Maurine 1 Lionel Torres 1 Michel Robert 1 Rafael Soares 2 Ney Calazans 2 Fernando Moraes 2
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
2 PUCRS - Pontifícia Universidade Católica do Rio Grande do Sul [Porto Alegre]
Abstract : Side channel attacks (SCA) are known to be efficient techniques to retrieve secret data. In this context, this paper concerns the evaluation of the robustness of secure triple track logic (STTL) against power and electromagnetic analyses on FPGA devices. More precisely, it aims at demonstrating that the basic concepts behind STTL are valid in general and particularly for FPGAs. Also, the paper shows that this new logic may provide interesting design guidelines to get circuits that are resistant to differential power analysis (DPA) attacks which and also more robust against differential electromagnetic attacks (DEMA).
Keywords : DES logic style Side Channel Attacks FPGA
Document type :
Journal articles
Complete list of metadata
https://hal-lirmm.ccsd.cnrs.fr/lirmm-03613238
Contributor : Isabelle Gouat Connect in order to contact the contributor
Submitted on : Friday, March 18, 2022 - 12:21:39 PM
Last modification on : Monday, March 21, 2022 - 11:28:03 AM

File

Vignette du document
Secure triple track.pdf
Files produced by the author(s)

Licence

Distributed under a Creative Commons Attribution - NonCommercial - NoDerivatives 4.0 International License

Identifiers

Collections

LIRMM | LIRMM_MIC | MIC | SYSMIC | MIPS | UNIV-MONTPELLIER | CNRS | AXESECULIRMM

Citation

Victor Lomné, Amine Dehbaoui, Thomas Ordas, Philippe Maurine, Lionel Torres, et al.. Secure Triple Track Logic Robustness Against Differential Power and Electromagnetic Analyses. Journal of Integrated Circuits and Systems, Brazilian Microelectronics Society, 2009, 4 (1), pp.20-28. ⟨10.29292/jics.v4i1.293⟩. ⟨lirmm-03613238⟩

Export

BibTeX TEI DC DCterms EndNote Datacite

Share

Metrics

Record views

89

Files downloads

2