Skip to Main content Skip to Navigation
Conference papers

Data Retention Fault in SRAM Memories: Analysis and Detection Procedures

Abstract : In this paper, we present a novel study on Data Retention Faults (DRFs) in SRAM memories. We analyze in detail the electrical origins of these faults, starting from the most common till those that lead to what we have called hard to detect DRFs. In general, DRFs are supposed to be produced by very high resistive-open defects that affect the refreshment loop of the core-cell. We demonstrate that lower values of resistance may produce hard to detect DRFs. Moreover, each resistive-open defect produces a particular faulty behavior of the core-cell that changes for different ranges of the resistive value. We analyze different cases and we propose for each one an efficient test procedure based on March tests. In particular, we propose to stimulate the defective cells in some cases by indirect accesses and in some other cases by emphasizing natural noise phenomenon of SRAM memories (such as the ground bounce).
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Christine Carvalho De Matos Connect in order to contact the contributor
Submitted on : Friday, November 13, 2020 - 11:16:24 AM
Last modification on : Friday, August 5, 2022 - 10:48:22 AM
Long-term archiving on: : Sunday, February 14, 2021 - 6:35:53 PM


Files produced by the author(s)




Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Magali Bastian Hage-Hassan. Data Retention Fault in SRAM Memories: Analysis and Detection Procedures. 23rd IEEE VLSI Test Symposium (VTS), May 2005, Palm Springs, CA, United States. pp.183-188, ⟨10.1109/VTS.2005.37⟩. ⟨lirmm-00105995⟩



Record views


Files downloads