Data Retention Fault in SRAM Memories: Analysis and Detection Procedures - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2005

Data Retention Fault in SRAM Memories: Analysis and Detection Procedures

Abstract

In this paper, we present a novel study on Data Retention Faults (DRFs) in SRAM memories. We analyze in detail the electrical origins of these faults, starting from the most common till those that lead to what we have called hard to detect DRFs. In general, DRFs are supposed to be produced by very high resistive-open defects that affect the refreshment loop of the core-cell. We demonstrate that lower values of resistance may produce hard to detect DRFs. Moreover, each resistive-open defect produces a particular faulty behavior of the core-cell that changes for different ranges of the resistive value. We analyze different cases and we propose for each one an efficient test procedure based on March tests. In particular, we propose to stimulate the defective cells in some cases by indirect accesses and in some other cases by emphasizing natural noise phenomenon of SRAM memories (such as the ground bounce).
Fichier principal
Vignette du fichier
Data_Retention_Fault_in_SRAM_Memories_Analysis_and.pdf (214.54 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-00105995 , version 1 (13-11-2020)

Identifiers

Cite

Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Magali Bastian Hage-Hassan. Data Retention Fault in SRAM Memories: Analysis and Detection Procedures. VTS 2005 - 23rd IEEE VLSI Test Symposium, May 2005, Palm Springs, CA, United States. pp.183-188, ⟨10.1109/VTS.2005.37⟩. ⟨lirmm-00105995⟩
141 View
1010 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More