Skip to Main content Skip to Navigation
Conference papers

Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives

Nabil Badereddine 1 Patrick Girard 1 Serge Pravossoudovitch 1 Arnaud Virazel 1 Christian Landrault 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Scan architectures, though widely used in modern designs for testing purpose, are expensive in power consumption. In this paper, we first discuss the issues of excessive peak power consumption during scan testing. We next show that taking care of high current levels during the test cycle is highly relevant so as to avoid noise phenomena such as IR-drop or Ground Bounce. Next, we discuss a set of possible solutions to minimize peak power during all test cycles of a scan testing process. These solutions cover power-aware design solutions, scan chain stitching techniques and pattern modification heuristics.
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00106111
Contributor : Christine Carvalho de Matos <>
Submitted on : Saturday, September 14, 2019 - 6:15:50 PM
Last modification on : Saturday, September 14, 2019 - 6:18:00 PM
Document(s) archivé(s) le : Saturday, February 8, 2020 - 12:56:32 PM

File

ark__67375_HCB-S6J2L9LG-9.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Christian Landrault. Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2005, Leuven, Belgium. pp.540-549, ⟨10.1007/11556930_55⟩. ⟨lirmm-00106111⟩

Share

Metrics

Record views

151

Files downloads

69