Some Optimizations of Hardware Multiplication by Constant Matrices - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles IEEE Transactions on Computers Year : 2005

Some Optimizations of Hardware Multiplication by Constant Matrices

Abstract

This paper presents some improvements on the optimization of hardware multiplication by constant matrices. We focus on the automatic generation of circuits that involve constant matrix multiplication, i.e. multiplication of a vector by a constant matrix. The proposed method, based on number recoding and dedicated common sub-expression factorization algorithms was implemented in a VHDL generator. Our algorithms and generator have been extended to the case of some digital filters based on multiplication by a constant matrix and delay operations. The obtained results on several applications have been implemented on FPGAs and compared to previous solutions. Up to 40% area and speed savings are achieved.
Fichier principal
Vignette du fichier
ieeetc05_10.pdf (1.66 Mo) Télécharger le fichier
Loading...

Dates and versions

lirmm-00113092 , version 1 (10-11-2006)

Identifiers

Cite

Nicolas Boullis, Arnaud Tisserand. Some Optimizations of Hardware Multiplication by Constant Matrices. IEEE Transactions on Computers, 2005, 54 (10), pp.1271-1282. ⟨10.1109/TC.2005.168⟩. ⟨lirmm-00113092⟩
187 View
2081 Download

Altmetric

Share

Gmail Facebook X LinkedIn More