SIP Test Architectures

Serge Bernard 1 Philippe Cauvet 2 Michel Renovell 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Over the past two decades, we have seen the emergence and rapid growth of system-on-chip (SOC) applications. The same trend has happened in system-in-package (SIP) applications over the past ten years. The development of the SIP technology has much benefited from the SOC technology; however, this emerging SIP technology presents very specific test challenges due to its complex design and test processes. Indeed, one major difference between an SOC and an SIP is that an SOC contains only one die on a packaged chip while an SIP is an assembled system comprised of individual dies on a packaged chip. Each die in the SIP can also use different process technology, such as silicon or GaAs, which includes a radiofrequency (RF) or micro-electromechanical system (MEMS) component. This fundamental difference implies that to test an SIP, each bare die in the SIP must be tested first before the passing bare die is packaged in the SIP. Then, a functional system test or embedded component test at the system level can be performed. The passing bare dies are often called known-good-die (KGD). In this chapter, we first discuss the basic SIP concepts, its difference from SOC, and show some SIP examples. We highlight the specific challenges from the testing point of view and derive the assembled yield and defect level for the packaged SIP. Next, various bare-die test techniques to find known-good-dies are described including their limitations. Finally, we present two techniques to test the SIP at the system level: functional system test and embedded component test. Functional system test aims to test the functions of all dies per their specifications at the same time, while embedded component test tries to test each die individually. We conclude the chapter with a brief discussion on future SIP design and test challenges
Type de document :
Chapitre d'ouvrage
Morgan Kaufmann Publishers. System-on-chip Test Architectures: Nanometer Design for Testability, Elsevier, pp.405-441, 2007, 978-0-12-373973-5
Liste complète des métadonnées
Contributeur : Serge Bernard <>
Soumis le : lundi 10 décembre 2007 - 11:51:28
Dernière modification le : jeudi 24 mai 2018 - 15:59:24


  • HAL Id : lirmm-00195243, version 1



Serge Bernard, Philippe Cauvet, Michel Renovell. SIP Test Architectures. Morgan Kaufmann Publishers. System-on-chip Test Architectures: Nanometer Design for Testability, Elsevier, pp.405-441, 2007, 978-0-12-373973-5. 〈lirmm-00195243〉



Consultations de la notice