Design and Selection of Buffers for Minimum Power-Delay Product

Abstract : Using explicit modeling of delays we present and discuss real design conditions of CMOS buffers from the viewpoint of power dissipation. Efficiency of buffer implementation is first studied through the definition of limit for buffer insertion. Closed form alternatives to the design for minimum power-delay product are then proposed in terms of this limit. Validations are obtained through SPICE simulations on two stage inverter arrays. Applications are given to standard cell library in comparing implementations for different selection alternatives.
Complete list of metadatas

Cited literature [24 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239400
Contributor : Nadine Azemard <>
Submitted on : Thursday, September 5, 2019 - 12:23:14 PM
Last modification on : Thursday, September 5, 2019 - 12:24:00 PM

File

05a_3.pdf
Files produced by the author(s)

Identifiers

Citation

Sandra Turgis, Nadine Azemard, Daniel Auvergne. Design and Selection of Buffers for Minimum Power-Delay Product. ED&TC: European Design and Test Conference, Mar 1996, Paris, France. pp.224-228, ⟨10.1109/EDTC.1996.494153⟩. ⟨lirmm-00239400⟩

Share

Metrics

Record views

138

Files downloads

23