A Physical Synthesis Design Flow based on Virtual Components

Abstract : This paper presents a virtual library design flow for automatic layout synthesis tools. The motivation to develop such design flow is to enable the use of static CMOS complex gates (SCCGs), to optimize area and delay at the logic and physical abstraction levels. The use of SCCGs increases the design space (number of different primitive cells) when compared to the state-of-the-art cell based approaches. Therefore, a new design flow is defined, which replaces cell libraries by virtual components, creating in this way a virtual library. We present the procedure to create such virtual library in the Synopsys environment, and to integrate logic synthesis tools in automatic layout synthesis.
Type de document :
Communication dans un congrès
DCIS'00: XV Design of Circuits and Integrated Systems Conference, Nov 2000, Montpellier, France, pp.740-745, 2000
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239439
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 17:15:40
Dernière modification le : jeudi 11 janvier 2018 - 06:27:18

Identifiants

  • HAL Id : lirmm-00239439, version 1

Citation

Fernando Moraes, Michel Robert, Daniel Auvergne, Nadine Azemard. A Physical Synthesis Design Flow based on Virtual Components. DCIS'00: XV Design of Circuits and Integrated Systems Conference, Nov 2000, Montpellier, France, pp.740-745, 2000. 〈lirmm-00239439〉

Partager

Métriques

Consultations de la notice

118