Skip to Main content Skip to Navigation
Conference papers

A Physical Synthesis Design Flow based on Virtual Components

Abstract : This paper presents a virtual library design flow for automatic layout synthesis tools. The motivation to develop such design flow is to enable the use of static CMOS complex gates (SCCGs), to optimize area and delay at the logic and physical abstraction levels. The use of SCCGs increases the design space (number of different primitive cells) when compared to the state-of-the-art cell based approaches. Therefore, a new design flow is defined, which replaces cell libraries by virtual components, creating in this way a virtual library. We present the procedure to create such virtual library in the Synopsys environment, and to integrate logic synthesis tools in automatic layout synthesis.
Complete list of metadata

Cited literature [14 references]  Display  Hide  Download
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Wednesday, September 11, 2019 - 10:31:36 AM
Last modification on : Monday, October 11, 2021 - 1:24:13 PM
Long-term archiving on: : Friday, February 7, 2020 - 11:38:49 PM


Files produced by the author(s)


  • HAL Id : lirmm-00239439, version 1


Fernando Moraes, Michel Robert, Daniel Auvergne, Nadine Azemard. A Physical Synthesis Design Flow based on Virtual Components. DCIS: Design of Circuits and Integrated Systems, Nov 2000, Montpellier, France. pp.740-745. ⟨lirmm-00239439⟩



Record views


Files downloads