A Physical Synthesis Design Flow based on Virtual Components - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2000

A Physical Synthesis Design Flow based on Virtual Components


This paper presents a virtual library design flow for automatic layout synthesis tools. The motivation to develop such design flow is to enable the use of static CMOS complex gates (SCCGs), to optimize area and delay at the logic and physical abstraction levels. The use of SCCGs increases the design space (number of different primitive cells) when compared to the state-of-the-art cell based approaches. Therefore, a new design flow is defined, which replaces cell libraries by virtual components, creating in this way a virtual library. We present the procedure to create such virtual library in the Synopsys environment, and to integrate logic synthesis tools in automatic layout synthesis.
Fichier principal
Vignette du fichier
2000_DCIS_virtual.pdf (158.78 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00239439 , version 1 (11-09-2019)


  • HAL Id : lirmm-00239439 , version 1


Fernando Gehm Moraes, Michel Robert, Daniel Auvergne, Nadine Azemard. A Physical Synthesis Design Flow based on Virtual Components. DCIS: Design of Circuits and Integrated Systems, Nov 2000, Montpellier, France. pp.740-745. ⟨lirmm-00239439⟩
172 View
83 Download


Gmail Facebook X LinkedIn More