Full Analyttical Model for delay Performance Estimation in Submicron CMOS - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Communication Dans Un Congrès Année : 2001

Full Analyttical Model for delay Performance Estimation in Submicron CMOS

Résumé

In this paper we develop a simple and accurate analytical model of the supply current, the output transition time and the delay of inverters designed in submicron technologies. This model considers velocity saturation, load and input ramp effect and also input to output coupling phenomena. Validations are given, on a 0.18μm process, by comparing values of simulated (Hspice) and calculated delay for different configurations of inverters.
Fichier non déposé

Dates et versions

lirmm-00239444 , version 1 (05-02-2008)

Identifiants

  • HAL Id : lirmm-00239444 , version 1

Citer

Philippe Maurine, Nadine Azemard, Daniel Auvergne. Full Analyttical Model for delay Performance Estimation in Submicron CMOS. MIXDES: Mixed Design of Integrated Circuits and Systems, Jun 2001, Zakopane, Poland. pp.355-359. ⟨lirmm-00239444⟩
67 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More