A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAM

Abstract : Aggressive scaling of transistors is often accompanied by an increase in variability of its intrinsic parameters. In this paper, we point out the importance of considering sensitivity performances due to process variations during SRAM design. We propose a novel dummy bitline driver, an essential component in a self timed merory, which is less sensitive to process variations. A statistical sizing method of this dummy bitline driver is introduced so as to improve the read timing margin, while ensuring a high timing yield. The memory considered is a 253kb SRAM design in 90nm technology node.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00243966
Contributor : Martine Peridier <>
Submitted on : Thursday, February 7, 2008 - 10:00:01 AM
Last modification on : Tuesday, June 18, 2019 - 11:50:05 AM

Identifiers

  • HAL Id : lirmm-00243966, version 1

Collections

Citation

Michael Yap San Min, Philippe Maurine, Magali Bastian Hage-Hassan, Michel Robert. A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAM. DELTA'08: Fourth IEEE International Symposium on Electronic Design, Test and Applications, Jan 2008, Hong Kong, China, pp.107-110. ⟨lirmm-00243966⟩

Share

Metrics

Record views

132