Deep Submicron Switching Current Modeling for CMOS Logic Output Transition Time Determination - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2001

Deep Submicron Switching Current Modeling for CMOS Logic Output Transition Time Determination

Abstract

Non zero signal rise and fall times contribute significantly to CMOS gate performances such as propagation delay or short circuit power dissipation. We present a closed form expression to model output rise and fall times in deep submicron CMOS structures. The model is first developed for inverters considering fast and slow input ramp conditions. It is then extended to gates through a reduction procedure considering the maximum current available in the serial transistor array. Validation of this modeling is obtained by comparing calculated gate output transition time to simulated ones (HSPICE level and foundry card model on 0.18µm process)
Fichier principal
Vignette du fichier
Deep_Submicron_Switching_Current_Modeling_for_CMOS.pdf (267.45 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-00244010 , version 1 (11-09-2019)

Identifiers

  • HAL Id : lirmm-00244010 , version 1

Cite

Philippe Maurine, Nadine Azemard, Daniel Auvergne. Deep Submicron Switching Current Modeling for CMOS Logic Output Transition Time Determination. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2001, Yverdon-Les-Bains, Switzerland. pp.5.3.1-5.3.10. ⟨lirmm-00244010⟩
69 View
23 Download

Share

Gmail Facebook X LinkedIn More