Requirements for Delay Testing of Look-Up Tables in SRAM-Based FPGAs

Abstract : The objective of this paper is to analyze the detection of defects located in look-up-tables (LUTs) of SRAM-based FPGAs in the context of delay testing. Firstly, the static and dynamic behaviors of FPGA LUTs are described. Secondly, it is demonstrated that physical defects in FPGA LUTs can create delay faults. The detection of such delay faults is analyzed and requirements on test vectors are derived. Finally, an optimal test sequence, detecting all possible delay faults in a LUT, is defined in the context a manufacturing oriented test procedure (MOTP) as well as in the context of an application-oriented test procedure (AOTP).
Type de document :
Communication dans un congrès
ETW: European Test Workshop, May 2003, Maastricht, Netherlands. 8th IEEE European Test Workshop, pp.147-152, 2003
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00269530
Contributeur : Christine Carvalho de Matos <>
Soumis le : jeudi 3 avril 2008 - 08:21:43
Dernière modification le : vendredi 20 juillet 2018 - 12:34:01

Identifiants

  • HAL Id : lirmm-00269530, version 1

Collections

Citation

Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell. Requirements for Delay Testing of Look-Up Tables in SRAM-Based FPGAs. ETW: European Test Workshop, May 2003, Maastricht, Netherlands. 8th IEEE European Test Workshop, pp.147-152, 2003. 〈lirmm-00269530〉

Partager

Métriques

Consultations de la notice

89