Requirements for Delay Testing of Look-Up Tables in SRAM-Based FPGAs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2003

Requirements for Delay Testing of Look-Up Tables in SRAM-Based FPGAs

Abstract

The objective of this paper is to analyze the detection of defects located in look-up-tables (LUTs) of SRAM-based FPGAs in the context of delay testing. Firstly, the static and dynamic behaviors of FPGA LUTs are described. Secondly, it is demonstrated that physical defects in FPGA LUTs can create delay faults. The detection of such delay faults is analyzed and requirements on test vectors are derived. Finally, an optimal test sequence, detecting all possible delay faults in a LUT, is defined in the context a manufacturing oriented test procedure (MOTP) as well as in the context of an application-oriented test procedure (AOTP).
No file

Dates and versions

lirmm-00269530 , version 1 (03-04-2008)

Identifiers

  • HAL Id : lirmm-00269530 , version 1

Cite

Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell. Requirements for Delay Testing of Look-Up Tables in SRAM-Based FPGAs. ETW: European Test Workshop, May 2003, Maastricht, Netherlands. pp.147-152. ⟨lirmm-00269530⟩
70 View
0 Download

Share

Gmail Facebook X LinkedIn More