Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2010

Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals

Abstract

N/A

Domains

Micro and nanotechnologies/Microelectronics
Fichier principal
Vignette du fichier
EDAPS.pdf (167.98 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Martine Peridier  : Connect in order to contact the contributor

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00546304

Submitted on : Thursday, December 16, 2010-2:44:31 PM

Last modification on : Friday, March 24, 2023-2:52:53 PM

Long-term archiving on: Thursday, March 17, 2011-2:37:12 AM

Download

Dates and versions

lirmm-00546304 , version 1 (16-12-2010)

Identifiers

  • HAL Id : lirmm-00546304 , version 1

Cite

Sébastien de Rivaz, Alexis Farcy, Denis Deschacht, Thierry Lacrevaz, Bernard Flechet. Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals. EDAPS'10: Electrical Design of Advanced Package and Systems Symposium, Singapore. pp.N/A. ⟨lirmm-00546304⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

UNIV-SAVOIE UGA CNRS IMEP-LAHC SYSMIC LIRMM LIRMM_MIC MIC MIPS UNIV-MONTPELLIER
104 View
360 Download

Share

Gmail Facebook Twitter LinkedIn More