Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2010

Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals

Abstract

N/A
Fichier principal
Vignette du fichier
EDAPS.pdf (167.98 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-00546304 , version 1 (16-12-2010)

Identifiers

  • HAL Id : lirmm-00546304 , version 1

Cite

Sébastien de Rivaz, Alexis Farcy, Denis Deschacht, Thierry Lacrevaz, Bernard Flechet. Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals. EDAPS'10: Electrical Design of Advanced Package and Systems Symposium, Singapore. pp.N/A. ⟨lirmm-00546304⟩
106 View
366 Download

Share

Gmail Facebook X LinkedIn More