Block- Level Added Redundancy Explicit Authentication for Parallelized Encryption and Integrity Checking of Processor- Memory Transactions - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Article Dans Une Revue Lecture Notes in Computer Science Année : 2010

Block- Level Added Redundancy Explicit Authentication for Parallelized Encryption and Integrity Checking of Processor- Memory Transactions

Dates et versions

lirmm-00594999 , version 1 (23-05-2011)

Identifiants

Citer

Lionel Torres, Reouven Elbaz, Gilles Sassatelli, Pierre Guillemin, Michel Bardouillet, et al.. Block- Level Added Redundancy Explicit Authentication for Parallelized Encryption and Integrity Checking of Processor- Memory Transactions. Lecture Notes in Computer Science, 2010, 6340/2010, pp.231-260. ⟨10.1007/978-3-642-17499-5_10⟩. ⟨lirmm-00594999⟩
89 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More