Optimum Repeater Insertion to Minimize the Propagation Delay into 32nm RLC Interconnect

Denis Deschacht 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : When high speed integrated digital circuits technology scales down from one node to the other as ITRS recommends, a significant gain is obtained on signal speed, consumption and area of CMOS transistors. Nevertheless a specific issue occurs from the 45 nm technology node. The obtained gain on active devices is foiled by an increase of interconnect propagation delays in the Back-End of Line (BEOL). This issue especially concerns relatively long (few hundred of mm) interconnects of the intermediate metal level. By introducing drivers (repeaters) in order to divide long interconnect in shorter sections and choosing optimal drivers sizes, speed can be maximized. This paper proposes a new optimal buffer sizing, and maximum length to be used for repeater networks, to optimize propagation delay for long interconnect of the 32nm technology, by taking into account, for the first time, the input transition time at each stage.
Complete list of metadatas

Cited literature [3 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00661461
Contributor : Martine Peridier <>
Submitted on : Thursday, January 19, 2012 - 4:16:13 PM
Last modification on : Thursday, May 24, 2018 - 3:59:24 PM
Long-term archiving on: Friday, April 20, 2012 - 2:31:27 AM

File

Optimal_repeater_insertion_to_...
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00661461, version 1

Collections

Citation

Denis Deschacht. Optimum Repeater Insertion to Minimize the Propagation Delay into 32nm RLC Interconnect. EDAPS'11: The IEEE Electrical Design of Advanced Packaging & Systems, Hangzhou, China. pp.1330-1350. ⟨lirmm-00661461⟩

Share

Metrics

Record views

251

Files downloads

489