Optimum Repeater Insertion to Minimize the Propagation Delay into 32nm RLC Interconnect - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2012

Optimum Repeater Insertion to Minimize the Propagation Delay into 32nm RLC Interconnect

Abstract

When high speed integrated digital circuits technology scales down from one node to the other as ITRS recommends, a significant gain is obtained on signal speed, consumption and area of CMOS transistors. Nevertheless a specific issue occurs from the 45 nm technology node. The obtained gain on active devices is foiled by an increase of interconnect propagation delays in the Back-End of Line (BEOL). This issue especially concerns relatively long (few hundred of mm) interconnects of the intermediate metal level. By introducing drivers (repeaters) in order to divide long interconnect in shorter sections and choosing optimal drivers sizes, speed can be maximized. This paper proposes a new optimal buffer sizing, and maximum length to be used for repeater networks, to optimize propagation delay for long interconnect of the 32nm technology, by taking into account, for the first time, the input transition time at each stage.
Fichier principal
Vignette du fichier
Optimal_repeater_insertion_to_minimize_the_propagation_delay_into_32nm_RLC_interconnect.pdf (217.73 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-00661461 , version 1 (19-01-2012)

Identifiers

  • HAL Id : lirmm-00661461 , version 1

Cite

Denis Deschacht. Optimum Repeater Insertion to Minimize the Propagation Delay into 32nm RLC Interconnect. EDAPS'11: The IEEE Electrical Design of Advanced Packaging & Systems, Hangzhou, China. pp.1330-1350. ⟨lirmm-00661461⟩
85 View
331 Download

Share

Gmail Facebook X LinkedIn More