Optimized March Test Flow for Detecting Memory Faults in SRAM Devices Under Bit Line Coupling - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2011

Optimized March Test Flow for Detecting Memory Faults in SRAM Devices Under Bit Line Coupling

No file

Dates and versions

lirmm-00679522 , version 1 (15-03-2012)

Identifiers

  • HAL Id : lirmm-00679522 , version 1

Cite

Leonardo B. Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, et al.. Optimized March Test Flow for Detecting Memory Faults in SRAM Devices Under Bit Line Coupling. GDR SOC-SIP'11 : Colloque GDR SoC-SiP, Lyon, France. ⟨lirmm-00679522⟩
71 View
0 Download

Share

Gmail Facebook X LinkedIn More