Embedded test instrument for on-chip phase noise evaluation of analog/IF signals

Florence Azaïs 1 Stéphane David-Grignot 2, 1 Laurent Latorre 3 François Lefevre 2
1 TEST - TEST
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
3 SmartIES - Smart Integrated Electronic Systems
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This paper presents an embedded test instrument for on-chip phase noise evaluation of analog/IF signals. The technique relies on 1–bit signal acquisition and dedicated processing to compute a digital signature related to the phase noise level. An appropriate algorithm based on on-the-fly processing of the 1-bit signal is defined in order to implement the BIST module with minimal hardware resources. The module is validated through behavioral and structural simulations. Its implementation in CMOS 140nm technology occupies only 7,885µm2, which represents an extremely small silicon area.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01233136
Contributor : Florence Azais <>
Submitted on : Tuesday, November 24, 2015 - 3:24:37 PM
Last modification on : Wednesday, July 17, 2019 - 11:44:17 AM

Identifiers

Citation

Florence Azaïs, Stéphane David-Grignot, Laurent Latorre, François Lefevre. Embedded test instrument for on-chip phase noise evaluation of analog/IF signals. DDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2015, Belgrade, Serbia. pp.237-242, ⟨10.1109/DDECS.2015.11⟩. ⟨lirmm-01233136⟩

Share

Metrics

Record views

162