An efficient hybrid power modeling approach for accurate gate-level power estimation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2015

An efficient hybrid power modeling approach for accurate gate-level power estimation

Abstract

This paper presents a hybrid power modeling approach based on an efficient library characterization methodology and an effective power estimation flow to accurately assess gate-level power consumption in a faster way. As a case study, we apply the proposed approach on 28nm Fully-Depleted Silicon On Insulator technology. Index Terms—FDSOI Technology, Hybrid Power Model, Library Characterization, Power Estimation Technique.
Fichier principal
Vignette du fichier
07437976.pdf (675.01 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-01354745 , version 1 (19-08-2016)

Identifiers

Cite

Alejandro Nocua, Arnaud Virazel, Alberto Bosio, Patrick Girard, Cyril Chevalier. An efficient hybrid power modeling approach for accurate gate-level power estimation. ICM: International Conference on Microelectronics, Dec 2015, Casablanca, Morocco. pp.17-20, ⟨10.1109/ICM.2015.7437976⟩. ⟨lirmm-01354745⟩
92 View
304 Download

Altmetric

Share

Gmail Facebook X LinkedIn More