Improving the Performance of STT-MRAM LLC through Enhanced Cache Replacement Policy

Pierre-Yves Péneau 1 David Novo 1 Florent Bruguier 1 Lionel Torres 1 Gilles Sassatelli 1 Abdoulaye Gamatié 1
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Modern architectures adopt large on-chip cache memory hierarchies with more than two levels. While this improves performance, it has a certain cost in area and power consumption. In this paper, we consider an emerging non volatile memory technology, namely the Spin-Transfer Torque Magnetic RAM (STT-MRAM), with a powerful cache replacement policy in order to design an efficient STT-MRAM Last-Level Cache (LLC) in terms of performance. Well-known benefits of STT-MRAM are their near-zero static power and high density compared to volatile memories. Nonetheless, their high write latency may be detrimental to system performance. In order to mitigate this issue, we combine STT-MRAM with a recent cache replacement policy. The benefit of this combination is evaluated through experiments on SPEC CPU2006 benchmark suite, showing performance improvements of up to 10% compared to SRAM cache with LRU on a single core system.
Type de document :
Communication dans un congrès
ARCS: Architecture of Computing Systems, Apr 2018, Braunschweig, Germany. 31st International Conference on Architecture of Computing Systems, LNCS (10793), pp.168-180, 2018, 〈http://arcs2018.itec.kit.edu〉. 〈10.1007/978-3-319-77610-1_13〉
Liste complète des métadonnées
https://hal-lirmm.ccsd.cnrs.fr/lirmm-01669254
Contributeur : Pierre-Yves Péneau <>
Soumis le : mardi 2 octobre 2018 - 11:13:28
Dernière modification le : mardi 18 décembre 2018 - 15:32:13
Document(s) archivé(s) le : jeudi 3 janvier 2019 - 13:41:32

Fichier

peneau2018improving.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

LIRMM | LIRMM_MIC | MIC | MIPS | UNIV-MONTPELLIER | ADAC

Citation

Pierre-Yves Péneau, David Novo, Florent Bruguier, Lionel Torres, Gilles Sassatelli, et al.. Improving the Performance of STT-MRAM LLC through Enhanced Cache Replacement Policy. ARCS: Architecture of Computing Systems, Apr 2018, Braunschweig, Germany. 31st International Conference on Architecture of Computing Systems, LNCS (10793), pp.168-180, 2018, 〈http://arcs2018.itec.kit.edu〉. 〈10.1007/978-3-319-77610-1_13〉. 〈lirmm-01669254v2〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

57

Téléchargements de fichiers

47

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD