Skip to Main content Skip to Navigation
Conference papers

Importance of Interconnects: A Technology-System-Level Design Perspective

Jie Liang 1 Aida Todri-Sanial 1 
1 SmartIES - Smart Integrated Electronic Systems
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Current technology-design optimization methodology focuses first on front-end devices and logic gates and then addresses back-end interconnects. But, such approach is no longer feasible for sub-nanometer technologies. Here, we present a circuit-level study where both devices and interconnects are co-optimized to improve energy efficiency. We investigate advanced CMOS technology with 7 nm FinFET devices, and Cu interconnects with various aspect ratios from 3, 5 to 10. Further, we explore the advantages of carbon nanotube (CNT) based circuits with CNT field-effect devices and interconnects. CNT technology can achieve better energy-delay-product with co-exploring front- and back-end co-optimization and paving the way for an intelligent circuit-/system-level design and technology co-optimization.
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download
Contributor : Aida Todri-Sanial Connect in order to contact the contributor
Submitted on : Thursday, December 12, 2019 - 7:04:04 AM
Last modification on : Friday, August 5, 2022 - 3:02:16 PM
Long-term archiving on: : Friday, March 13, 2020 - 2:38:40 PM


Files produced by the author(s)



Jie Liang, Aida Todri-Sanial. Importance of Interconnects: A Technology-System-Level Design Perspective. IEDM 2019 - 65th IEEE International Electron Device Meeting, Dec 2019, San Francisco, United States. pp.23.1.1-23.1.4, ⟨10.1109/IEDM19573.2019.8993558⟩. ⟨lirmm-02388007⟩



Record views


Files downloads