Self-Test Libraries Analysis for Pipelined Processors Transition Fault Coverage Improvement - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Self-Test Libraries Analysis for Pipelined Processors Transition Fault Coverage Improvement

Résumé

Testing digital integrated circuits is generally done using Design-for-Testability (DfT) solutions. Such solutions, however, introduce non-negligible area and timing overheads that can be overcome by adopting functional solutions. In particular, functional test of integrated circuits plays a key role when guaranteeing the device's safety is required during the operative lifetime (in-field test), as required by standards like ISO26262. This can be achieved via the execution of a Self-Test Library (STL) by the device under test (DUT). Nevertheless, developing such test programs requires a significant manual effort, and can be non-trivial when dealing with complex modules. This paper moves the first step in defining a generic and systematic methodology to improve transition delay faults' observability of existing STLs. To do so, we analyze previously devised STLs in order to highlight specific points within test programs to be improved, leading to an increase in the final fault coverage.
Fichier principal
Vignette du fichier
PESW21___Self_Test_Libraries.pdf (159.63 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

lirmm-03988459 , version 1 (14-02-2023)

Identifiants

  • HAL Id : lirmm-03988459 , version 1

Citer

Riccardo Cantoro, Patrick Girard, Riccardo Masante, Sandro Sartoni, Matteo Sonza Reorda, et al.. Self-Test Libraries Analysis for Pipelined Processors Transition Fault Coverage Improvement. PESW 2021 - 9th Prague Embedded Systems Workshop, Jul 2021, Horoměřice, Czech Republic. ⟨lirmm-03988459⟩
9 Consultations
10 Téléchargements

Partager

Gmail Facebook X LinkedIn More