Producing a Bidirectional ATPG Compliant Verilog-HDL Memory Model of SRAM Memory
Résumé
This paper proposes a methodology to produce a digital Verilog-HDL netlist of an SRAM memory, based on an initial SPICE model. The digital model considers the bidirectional nature of the memory, and is ATPG-compliant, allowing the generation of test patterns, and fault simulation.
| Origine | Fichiers produits par l'(les) auteur(s) |
|---|