Skip to Main content Skip to Navigation

Fast Cycle-approximate Simulation Techniques for Manycore Architecture Exploration

Abstract : Since the computational needs precipitously grow each year, HPC technology becomes a driving force for numerous scientific and consumer areas. The most powerful supercomputer has been progressing from TFLOPS to PFLOPS throughout the last ten years. However, the extremely high power consumption and therefore the high cost pushed researchers to explore more energy-efficient technologies, such as the use of low-power embedded SoCs.The evolution of emerging manycore systems, forecasted to feature hundreds of cores by the end of the decade calls for efficient solutions for the design space exploration and debugging. Available industrial and academic simulators differ in terms of simulation speed/accuracy trade-offs. Cycle-approximate simulators are popular and attractive for architectural exploration. Even though enabling flexible and detailed architecture evaluation, cycle-approximate simulators entail slow simulation speeds, thereby limiting their scope of applicability for systems with hundreds of cores. This calls for alternative approaches capable of providing high simulation speed while preserving accuracy that is crucial to architectural exploration.In this thesis, we evaluate cycle-approximate simulation techniques for fast and accurate exploration of multi- and manycore architectures. Expecting to significantly reduce simulation time still preserving the accuracy at the cycle-approximate level, we propose a hybrid trace-oriented approach to enable flexible manycore architecture simulation. We design a set of simulation techniques to overcome the main weaknesses of the trace-oriented approach. The trace synchronization technique aims to manage control and data dependencies arising from the abstraction of processor cores. The trace replication technique is proposed to simulate manycore architectures using a finite set of pre-collected traces. The computation phase scaling technique is designed to enable flexible switching between multiple processor models without considering microarchitectural difference but taking into account the computation speed ratio. Based on the proposed simulation environment, we explore several manycore architectures in terms of performance and energy-efficiency trade-offs.
Complete list of metadata

Cited literature [217 references]  Display  Hide  Download
Contributor : Abes Star :  Contact
Submitted on : Tuesday, June 25, 2019 - 4:22:10 PM
Last modification on : Friday, October 22, 2021 - 3:07:16 PM


Version validated by the jury (STAR)


  • HAL Id : tel-01959029, version 2



Anastasiia Butko. Fast Cycle-approximate Simulation Techniques for Manycore Architecture Exploration. Optics / Photonic. Université Montpellier, 2015. English. ⟨NNT : 2015MONTS144⟩. ⟨tel-01959029v2⟩



Record views


Files downloads