Skip to Main content Skip to Navigation
Conference papers

Design Optimization with Automated Cell Generation

Abstract : It is well recognized that designs based on automated standard cell flow have been found slower and larger in area than comparable designs manually generated or optimized. On the other hand it becomes necessary for designers to quickly prototype IP blocks in newly available processes. This paper describes an approach combining a performance optimization by path classification (POPS) tool with a transistor level layout synthesis tool (I2P2) dedicated to CMOS synchronous design fast generation. Validations are given on a 0.18 μm CMOS process by comparing standard cell approach to the proposed approach.
Complete list of metadatas

Cited literature [18 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108894
Contributor : Christine Carvalho de Matos <>
Submitted on : Thursday, September 12, 2019 - 8:12:02 PM
Last modification on : Thursday, September 12, 2019 - 9:10:06 PM
Long-term archiving on: : Saturday, February 8, 2020 - 4:10:39 AM

File

ark__67375_HCB-8JX708MS-S.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Alexis Landrault, Nadine Azemard, Philippe Maurine, Michel Robert, Daniel Auvergne. Design Optimization with Automated Cell Generation. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.722-731, ⟨10.1007/978-3-540-30205-6_74⟩. ⟨lirmm-00108894⟩

Share

Metrics

Record views

196

Files downloads

60