Minimizing Test Power in SRAM through Pre-charge Activity Reduction

Luigi Dilillo 1 Paul Rosinger 2 Patrick Girard 1 Bashir Al-Hashimi 2
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
2 ECS Department - University of Southampton
Abstract : Reducing power dissipation during testing of complex integrated circuits (IC) or system-on-chip (SOC) has been acknowledged as a major concern. Similarly, minimising test power in embedded memories is important since they represent the main contributor to the overall IC power dissipation. In this paper we analyse the test power of SRAM memories and demonstrate that the normal pre-charge activity is not necessary during test mode because of the predictable addressing sequence. We exploit this finding in order to minimise power dissipation during test by eliminating the unnecessary pre-charge activity. This is achieved through a modified pre-charge control circuitry. The efficiency of the proposed solution is validated through extensive Spice simulations.
Document type :
Conference papers
Complete list of metadatas

Cited literature [14 references]  Display  Hide  Download
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00137598
Contributor : Patrick Girard <>
Submitted on : Wednesday, April 12, 2017 - 7:10:58 PM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM
Long-term archiving on: Thursday, July 13, 2017 - 2:16:25 PM

File

date.pdf
Files produced by the author(s)

Identifiers

Collections

LIRMM | CNRS | LIRMM_MIC | MIC | SYSMIC | MIPS | UNIV-MONTPELLIER

Citation

Luigi Dilillo, Paul Rosinger, Patrick Girard, Bashir Al-Hashimi. Minimizing Test Power in SRAM through Pre-charge Activity Reduction. DATE: Design, Automation and Test in Europe, Mar 2006, Munich, Germany. pp.1159-1165, ⟨10.1109/DATE.2006.244016⟩. ⟨lirmm-00137598⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

200

Files downloads

275

Contact

Informations

CCSD