A New Scan-BIST Structures to Test delay Faults in Sequential Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles Journal of Electronic Testing: : Theory and Applications Year : 1999

A New Scan-BIST Structures to Test delay Faults in Sequential Circuits

Abstract

Delay testing that requires the application of consecutive two-pattern tests is not an easy task in a scan-based environment. This paper proposes a novel approach to the delay fault testing problem in scan-based sequential circuits. This solution is based on the combination of a BIST structure with a scan-based design to apply delay test pairs to the circuit under test.
Fichier principal
Vignette du fichier
A_New_Scan-BIST_Structures-1999.pdf (184.76 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00345797 , version 1 (20-03-2022)

Identifiers

Cite

Patrick Girard, Christian Landrault, Véronique Moreda, Serge Pravossoudovitch, Arnaud Virazel. A New Scan-BIST Structures to Test delay Faults in Sequential Circuits. Journal of Electronic Testing: : Theory and Applications, 1999, 14, pp.95-102. ⟨10.1023/A:1008305507376⟩. ⟨lirmm-00345797⟩
77 View
40 Download

Altmetric

Share

Gmail Facebook X LinkedIn More