A single built-in sensor to check pull-up and pull-down CMOS networks against transient faults

Abstract : This work proposes a novel built-in current sensor for detecting transient faults of short and long duration as well as multiple faults in combinational and sequential logic. Unlike prior similar strategies, which are formed by pairs of PMOS and NMOS sensors, the proposed scheme is a single sensor connected to PMOS and NMOS bulks of the monitored logic. In comparison with existing transient-fault mitigation techniques, the paper presents very competitive results that indicate no performance penalty, and overheads of only 26 % in power consumption and 23 % in area.
Complete list of metadatas

Cited literature [6 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00968621
Contributor : Marie-Lise Flottes <>
Submitted on : Wednesday, October 5, 2016 - 3:50:24 PM
Last modification on : Wednesday, May 8, 2019 - 2:56:01 PM
Long-term archiving on : Friday, January 6, 2017 - 1:55:07 PM

File

abstract_2_Possamai_Bastos_201...
Files produced by the author(s)

Identifiers

Citation

Rodrigo Possamai Bastos, Frank Sill Torres, Jean-Max Dutertre, Marie-Lise Flottes, Giorgio Di Natale, et al.. A single built-in sensor to check pull-up and pull-down CMOS networks against transient faults. PATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2013, Karlsruhe, Germany. pp.157-163, ⟨10.1109/PATMOS.2013.6662169⟩. ⟨lirmm-00968621⟩

Share

Metrics

Record views

483

Files downloads

369