Performance exploration of partially connected 3D NoCs under manufacturing variability - Archive ouverte HAL Access content directly
Conference Papers Year : 2014

Performance exploration of partially connected 3D NoCs under manufacturing variability

(1) , (2) , (3) , (1) , (1) , (4)
1
2
3
4

Abstract

Several Through-Silicon-Vias (TSVs) may present resistive and open defects due to 3D manufacture variability. This paper advocates the use of 3D Network-on-Chip (NoC) with asynchronous communication interfaces to cope with significant variations in TSV propagation delays. The technique uses serial communication in the vertical channels to reduce the number of TSVs. Based on a representative delay distribution, we compare the average performance considering a non-defective 3D NoC, one with resistive defective TSVs and one with resistive and open defective TSVs. Results show that it is better to adapt the interfaces to cope with large margins of delay than to avoid TSVs by using adaptive routing.
Not file

Dates and versions

lirmm-01248595 , version 1 (27-12-2015)

Identifiers

Cite

Anelise Kologeski, Fernanda Lima Kastensmidt, Vianney Lapotre, Abdoulaye Gamatié, Gilles Sassatelli, et al.. Performance exploration of partially connected 3D NoCs under manufacturing variability. NEWCAS: New Circuits and Systems, Jun 2014, Trois-Rivieres, QC, Canada. pp.61-64, ⟨10.1109/NEWCAS.2014.6933985⟩. ⟨lirmm-01248595⟩
232 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More