Performance exploration of partially connected 3D NoCs under manufacturing variability

Anelise Kologeski 1 Fernanda Lima Kastensmidt 2 Vianney Lapotre 3 Abdoulaye Gamatié 1 Gilles Sassatelli 1 Aida Todri-Sanial 4
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
4 SmartIES - Smart Integrated Electronic Systems
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Several Through-Silicon-Vias (TSVs) may present resistive and open defects due to 3D manufacture variability. This paper advocates the use of 3D Network-on-Chip (NoC) with asynchronous communication interfaces to cope with significant variations in TSV propagation delays. The technique uses serial communication in the vertical channels to reduce the number of TSVs. Based on a representative delay distribution, we compare the average performance considering a non-defective 3D NoC, one with resistive defective TSVs and one with resistive and open defective TSVs. Results show that it is better to adapt the interfaces to cope with large margins of delay than to avoid TSVs by using adaptive routing.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01248595
Contributor : Aida Todri-Sanial <>
Submitted on : Sunday, December 27, 2015 - 9:41:30 PM
Last modification on : Thursday, October 17, 2019 - 12:36:55 PM

Identifiers

Citation

Anelise Kologeski, Fernanda Lima Kastensmidt, Vianney Lapotre, Abdoulaye Gamatié, Gilles Sassatelli, et al.. Performance exploration of partially connected 3D NoCs under manufacturing variability. NEWCAS: New Circuits and Systems, Jun 2014, Trois-Rivieres, QC, Canada. pp.61-64, ⟨10.1109/NEWCAS.2014.6933985⟩. ⟨lirmm-01248595⟩

Share

Metrics

Record views

933