Aging and voltage scaling impacts under neutron-induced soft error rate in SRAM-based FPGAs

Abstract : This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based FPGAs. Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical simulation for aging, soft error and different voltages was described to investigate the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01421128
Contributor : Caroline Lebrun <>
Submitted on : Wednesday, December 21, 2016 - 4:10:09 PM
Last modification on : Thursday, February 7, 2019 - 4:47:50 PM
Long-term archiving on : Wednesday, March 22, 2017 - 12:13:14 PM

File

poster_kastensmidt_final.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Fernanda Lima Kastensmidt, Jorge Tonfat, Thiago Both, Paolo Rech, Gilson Wirth, et al.. Aging and voltage scaling impacts under neutron-induced soft error rate in SRAM-based FPGAs. ETS: European Test Symposium, May 2014, Paderborn, Germany. ⟨10.1109/ETS.2014.6847845⟩. ⟨lirmm-01421128⟩

Share

Metrics

Record views

181

Files downloads

296