Aging and voltage scaling impacts under neutron-induced soft error rate in SRAM-based FPGAs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2014

Aging and voltage scaling impacts under neutron-induced soft error rate in SRAM-based FPGAs

Abstract

This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based FPGAs. Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical simulation for aging, soft error and different voltages was described to investigate the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Fichier principal
Vignette du fichier
poster_kastensmidt_final.pdf (730.62 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-01421128 , version 1 (21-12-2016)

Identifiers

Cite

Fernanda Lima Kastensmidt, Jorge Tonfat, Thiago Both, Paolo Rech, Gilson Wirth, et al.. Aging and voltage scaling impacts under neutron-induced soft error rate in SRAM-based FPGAs. ETS: European Test Symposium, May 2014, Paderborn, Germany. ⟨10.1109/ETS.2014.6847845⟩. ⟨lirmm-01421128⟩
192 View
252 Download

Altmetric

Share

Gmail Facebook X LinkedIn More