Skip to Main content Skip to Navigation

Deliverable D2.2 – Description of a specific optimization for low power

Rabab Bouziane 1 Erven Rohou 1 Abdoulaye Gamatié 2
1 PACAP - Pushing Architecture and Compilation for Application Performance
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
2 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : While emerging non-volatile memories are a promising low power design solution for modern architectures, they suffer from high write-latency and energy consumption. This makes them less favorable for first-level caches such as L1 cache, compared to usual SRAM memory. We propose a compiler-based approach to attenuate the cost of write operations in an architecture that integrates magnetic memory such as the Spin Transfer Torque Random Access Memory (STT-RAM) technology for L1 cache. In this deliverable, we present an LLVM optimization to reduce the number of silent stores in memory (stores that have no impact because they write a value already present in memory at this location), therefore mitigating the number of write transactions on STT-RAM memory. We show our recent results that confirm the promising impact of this optimization on energy consumption. We also analyze in details the impact of the application characteristics, the compiler, and various microarchitectural features.
Complete list of metadata
Contributor : Abdoulaye Gamatié <>
Submitted on : Friday, March 12, 2021 - 10:28:55 PM
Last modification on : Wednesday, March 17, 2021 - 3:10:21 AM
Long-term archiving on: : Sunday, June 13, 2021 - 7:30:12 PM


Files produced by the author(s)


  • HAL Id : lirmm-03168308, version 1


Rabab Bouziane, Erven Rohou, Abdoulaye Gamatié. Deliverable D2.2 – Description of a specific optimization for low power. [Research Report] Inria Rennes - Bretagne Atlantique; LIRMM (UM, CNRS). 2017. ⟨lirmm-03168308⟩



Record views


Files downloads