Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A CLERECO EU project overview

Abstract : Advanced computing systems realized in forthcoming technologies hold the promise of a significant increase of computational capabilities. However, the same path that is leading technologies toward these remarkable achievements is also making electronic devices increasingly unreliable. Developing new methods to evaluate the reliability of these systems in an early design stage has the potential to save costs, produce optimized designs and have a positive impact on the product time-to-market.
Complete list of metadatas

Cited literature [65 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01297595
Contributor : Maha Kooli <>
Submitted on : Monday, April 4, 2016 - 3:07:14 PM
Last modification on : Monday, July 1, 2019 - 4:28:03 PM
Long-term archiving on : Tuesday, July 5, 2016 - 3:04:19 PM

File

MICPRO.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Alessandro Vallero, Sotiris Tselonis, Nikos Foutris, Manolis Kaliorakis, Maha Kooli, et al.. Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A CLERECO EU project overview. Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), Elsevier, 2015, 39 (8), pp.1204-1214. ⟨10.1016/j.micpro.2015.06.003⟩. ⟨lirmm-01297595⟩

Share

Metrics

Record views

415

Files downloads

508